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Abstract. Formal verification of timed systems is well understood, but
their implementation is still challenging. Raskin et al. have recently
brought out a model of parameterized timed automata in which the
transitions might be slightly delayed or expedited. This model is used
to prove that a timed system is implementable with respect to a safety
property, by proving that the parameterized model robustly satisfies the
safety property. We extend here the notion of implementability to the
broader class of linear-time properties, and provide PSPACE algorithms
for the robust model-checking of Büchi-like and LTL properties. We also
show how those algorithms can be adapted in order to verify bounded-
response-time properties.
Keywords: Implementability, robust verification, timed systems.
1 Introduction
Verification and control of real-time systems. In the last thirty years, for-
mal verification of systems has become a very active field of research in computer
science, with numerous success stories. Formal verification aims at checking that
(the model of) a system satisfies (a formula expressing) its specifications. The
importance of taking real-time constraints into account in verification has quickly
been understood, and the model of timed automata (defined by Alur & Dill [2])
has become one of the most established models for real-time systems, with well
studied underlying theory and development of mature model-checking tools, such
as Uppaal [13] and Kronos [7].
Implementation of real-time systems. Implementing mathematical models
on physical machines is an important step for applying theoretical results on
practical examples. This step is well understood for many untimed models that
have been studied (e.g. finite automata, pushdown automata). In the timed
setting, while timed automata are widely-accepted as a framework for modelling
the real-time aspects of timed systems, it is known that they cannot be faithfully
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implemented on finite-speed CPUs (e.g,. the authors of [8] provide an example
of a timed automaton that performs transitions exactly at dates n and n+1/n).
Studying the “implementability” of timed automata is thus a challenging
question of obvious theoretical and practical interest.
A semantical point of view. In [10], a new semantics, called the AASAP-
semantics (AASAP stands for “Almost ASAP”), has been introduced for timed
automata. It takes into account the inherent digital aspect of hardware, the
non-instancy of hardware communication, and several characteristics of a real
processor. The point is then to decide whether a given classical controller cor-
rectly supervises the system under the AASAP-semantics. In [10], solving this
problem is reduced to that of checking whether there exists a delay reaction∆ for
the controller to supervise the system: given a system Sys and a controller Cont,
their interaction is denoted JSys ‖ ContK∆ where ∆ is the parameter representing
the reaction delay of the controller (and in practice this is the classical parallel
composition where clock constraints are enlarged by ∆).
The problem is then to decide, given a property P to be satisfied, whether
there exists some ∆ ∈ Q≥0 s.t. JSys ‖ ContK∆ satisfies P. It is thus a problem
of robust model-checking. The special case of safety properties (stating that a
set of bad configurations cannot be reached) has been solved in [9] through a
region-based algorithm.
Our contribution. In this paper, we solve the robust model-checking prob-
lem for more general specifications like Büchi and LTL properties (e.g., that
“something occurs infinitely often”, or that “a request is eventually granted”).
The algorithm we propose is based on an extension of the classical region au-
tomaton construction which roughly captures all behaviors of the system, even
those which may deviate due to constraint enlargement. Our algorithm is in
PSPACE, which appears to be optimal. We also develop a PSPACE algorithm
for verifying simple timed properties (namely, the bounded-response-time and
bounded-invariance properties). Our algorithm is ad hoc, but it is a first step
towards the verification of more general timed specifications.
Related work. Our approach contrasts with another modeling-based solu-
tion [1], where the behavior of the platform is modeled as a timed automaton.
This framework is very expressive, but suffers from not verifying the “faster-is-
better” property (“if an automaton can be implemented on some hardware, it can
also be implemented on faster hardwares”). A notion of robust timed automata
has been proposed and studied in [11, 14], where not all traces are accepted, but
only those belonging to an accepting tube. This approach is topological, and is
not related to ours (in fact, it drops some behaviors of the system while we add
some), though this is also a semantical approach to robustness. Finally, in [16,
4, 9], a small perturbation on slopes of clocks is allowed. In the case of safety
properties and under some natural assumptions, this approach is equivalent to
constraint enlargement, as proved in [9].
Outline of the paper. In Section 2, we introduce basic definitions, we define
the problem of robust model-checking, and we make clear the link between our
work and the results of [10, 9]. Then, we provide in Section 3 our model-checking
algorithm for co-Büchi properties, and in Section 4 its application to LTL prop-
erties. Finally, we present in Section 5 our first results for timed properties, and
conclude with a landscape on possible future works.
Only sketches of the proofs are done in this paper. The full proofs are available
in the associated technical report [6].
2 Definitions
2.1 Timed Automata
Timed automata. Let C be a finite set of variables, named clocks. We denote
by G the set of clock contraints generated by the following grammar:
G 3 g ::= g ∧ g | c ∼ n
where c ranges over C, n ranges over N and 1 ∼ ∈ {≤,≥}.
A timed automaton is a tuple A = (L, `0, C, Σ, δ) where L is a finite set
of locations, `0 ∈ L is the initial location, C is a finite set of clocks, Σ is a finite
set of actions, and δ ⊆ L× G ×Σ × 2C × L is the set of transitions. We assume
w.l.o.g. that transitions are labeled by their name, and we identify Σ with δ.
We define a parameterized semantics for A which we denote by JAK∆. Notice
that, in the definitions below, the standard semantics of timed automata can be
recovered by letting ∆ = 0. In that case, we omit the subscript ∆.
Given a parameter ∆ ∈ Q≥0, whether a clock valuation v : C → R+ satisfies
a constraint g within ∆, written v |=∆ g, is defined inductively as follows:v |=∆ c ≤ n iff v(c) ≤ n+∆v |=∆ c ≥ n iff v(c) ≥ n−∆
v |=∆ g1 ∧ g2 iff v |=∆ g1 and v |=∆ g2
A state of JAK∆ is a pair (`, v) where ` ∈ L and v : C → R+ assigns to
each clock its current value. Intuitively, in a given position (`, v), there are two
possible behaviors for JAK∆:
– it can either perform an action transition, namely a transition of δ. This
requires that there exists (`, g, σ, r, `′) ∈ δ s.t. v |=∆ g. In that case, the
automaton ends up in state (`′, v[r ← 0]), where v[r ← 0] is the valuation
mapping clocks in r to 0 and the other clocks to their valuation given by v;
– or it can perform a delay transition, i.e. let a certain amount of time t elapse.
In that case, the automaton ends up in state (`, v+ t) where v+ t represents
the valuation c 7→ v(c) + t for all c ∈ C.
1 We simplify the notations by assuming that all inequalities are non-strict. As argued
in [9], this does not change the expressive power of the model under the enlarged
semantics.
In the first case we write (`, v) σ−−→∆ (`′, v[r ← 0]), whereas we write (`, v) t−−→∆
(`, v+t) in the second case. The graph JAK∆ is thus an infinite transition system.
Paths in timed automata. A trace in a timed automaton A = (L, `0, C, Σ, δ)
is a (finite or infinite) sequence of consecutive transitions (δi)i∈I .
A path of JAK∆ over a trace (δi)i∈I is a sequence (`0, v0) d0−−→∆ (`0, v0 +
d0)
δ0−−→∆ (`1, v1) d1−−→∆ (`1, v1 + d1) . . . where for each i ∈ I, di ∈ R+. The
(unique) trace corresponding to a path pi is referred to as trace(pi).
Let T = (δi)i∈I be a trace of A. A state (`′, v′) is said to be reachable from a
set of states S following T in JAK∆ if there exists a path over T in JAK∆ starting
in some (`, v) ∈ S and containing (`′, v′). We write ReachT∆(S) for the set of
states that are reachable from S following trace T . We note Reach∆(S) for the
union over all possible traces T of ReachT∆(S). This set represents all states that
are reachable in JAK∆ from S.
Region automaton. In order to symbolically reason about the infinite state
space of timed automata, [2] defines an equivalence relation (of finite index) as
follows. Let A be a timed automaton, and M be the largest integer occuring
in A. Two valuations v and v′ are equivalent iff the following conditions hold on
valuations v and v′:2
– for all c ∈ C, either v(c) and v′(c) are greater than M , or bv(c)c = bv′(c)c;
– for all c, c′ ∈ C, if both v(c) and v(c′) are lower than M , then
• 〈v(c)〉 ≤ 〈v(c′)〉 iff 〈v′(c)〉 ≤ 〈v′(c′)〉;
• 〈v(c)〉 = 0 iff 〈v′(c)〉 = 0.
This defines an equivalence relation, whose equivalence classes are referred to
as regions. We write [v] for the region containing v, and r for the topological
closure of the region r. The set of regions is finite and exponential in the size of
the timed automaton. We define the region automaton as the finite automaton
R(A) = (Γ, γ0,→) where
– Γ is the set {(`, r) | ` ∈ L, r region},
– γ0 is the initial state (`0, r0) where r0 is the region which contains the valu-
ation v0 with v0(c) = 0 for every c ∈ C,
– → ⊆ Γ × (Σ ∪ {τ})× Γ and ((`, r), σ, (`′, r′)) ∈ → iff (`, r) 6= (`′, r′) and
• either σ ∈ Σ and (`, v) σ−−→ (`′, v′) is a transition of JAK for some v ∈ r
and v′ ∈ r′,
• or σ is the symbol τ , and there exists t ∈ R+ s.t. (`, v) t−−→ (`′, v′) is a
transition of JAK for some v ∈ r and v′ ∈ r′.
The notions of path in the region automaton, trace of a path, ... are defined in the
usual way. It is well known that this automaton is time-abstract bisimilar to the
original timed automaton, which implies that, under the standard semantics,
all reachability and Büchi-like properties can be checked equivalently on the
original timed automaton or on the region automaton. We assume that classical
properties of region automata are known, and refer to [2] for more details.
2 bv(c)c represents the integer part of v(c) and 〈v(c)〉 represents its fractional part.
2.2 Robust Verification of Linear-Time Properties
In this section, after several remarks on the implementability of timed systems,
we present the problem of robust verification for linear-time properties.
Implementability of timed systems. Controllers of programs built using a
classical synthesis algorithm may be seen as idealized controllers which are dif-
ficult to implement. We should be able to guarantee that a controller built for
satisfying some property P can be implemented in such a way that an implemen-
tation of the controller also satisfies the property P. In [10], a simplified model of
hardware is given, with specifications (the frequency of the clock and the speed
of the CPU) given as characteristic parameters of the platform on which the con-
troller will be implemented. Two important properties are then proved: 1) first,
“faster is better”, which means that if a program behaves correctly (w.r.t. the
property P) on a given hardware, then it will also behave correctly on a faster
hardware, 2) for a program A to be correctly implemented on a platform as
the one described above, it is sufficient to prove its correctness on JAK∆ for
some ∆ > 0. This naturally leads to the definition of robust satisfaction below.
Robust model-checking. We assume that we are given a property P for paths
of timed automata, and we note |= the classical satisfaction relation for P. Given
a timed automaton A, with initial state (`0, v0), we define the robust satisfaction
relation |≡ as follows:
A |≡ P def⇐⇒ ∃∆ > 0 s.t. for all paths pi of JAK∆ starting in (`0, v0), pi |= P.
Intuitively, if the property P holds robustly, then it is possible to find a suffi-
ciently fast hardware (somehow given by the parameter ∆) to implement the
automaton A correctly w.r.t. P, because, as explained above and proved in [10],
A |≡ P =⇒ A implementable w.r.t. P.
This result holds for properties quantifying universally over paths, and thus
holds for LTL properties, but not for CTL properties.
In the sequel we address the robust model-checking problem: “given a timed
automaton A and a path property P, can we decide whether A |≡ P?” This
problem has been solved in [9] for basic safety properties of the type “avoid bad
states”, with several restrictions on timed automata.
Restrictions on timed automata. A progress cycle in the region automaton
of A is a cyclic path along which all the clocks are reset, and that does not only
contain the initial region (i.e. the region where all the clocks are set to 0). We
do the following hypotheses on timed automata:
Restriction 1 We assume timed automata A satisfy the following requirements:
– clocks are bounded by some constant M ,
– all the cycles in the region automaton R(A) are progress cycles.
The first hypothesis is not really restrictive since bounded timed automata
are as expressive as standard timed automata (see for example [5]). Note that it
entails that any time-divergent path contains infinitely many action transitions.
In the following we will only consider such infinite time-divergent paths. The
second point is a classical restriction [16], and in the framework of bounded timed
automata, it is less restrictive than classical strong non-Zenoness assumptions.
Robust model-checking of safety properties. The following result has then
been proved in [9]: let A be a timed automaton (satisfying Restriction 1) with
initial state (`0, v0), let Bad be a set of bad locations of A, and define the set
Reach∗(S) =
⋂
∆>0 Reach∆(S), where S denotes a set of states, then:
1. checking whether ∃∆ > 0 s.t. Reach∆(`0, v0) ∩ Bad = ∅ is equivalent to
check whether Reach∗(`0, v0) ∩ Bad = ∅,
2. checking whether Reach∗(`0, v0) ∩ Bad = ∅ is decidable, and PSPACE-com-
plete.
These results rely on the classical region automaton construction where a
strongly connected component (SCC for short) of the region automaton is added
to the set Reach∗(`0, v0) as soon as it can be reached: indeed, if an SCC can be
partly reached, then by iterating the SCC, all points of the SCC can also be
reached.
Example 1 ([16, 9]). Consider the automaton depicted on Figure 1. For this au-
tomaton, it is possible to compute the sets Reach(`0, v0) and Reach∗(`0, v0). We
obtain, for locations `1 and `2, the two sets described on Figure 2. The difference
is due to the iteration of the cycle around `1 and `2.
`1 `2`0 Bad
x=1
y:=0
x≤2
x:=0
y:=0
y≥2
x=0 ∧ y≥2
Error
Fig. 1. A timed automaton A.
Reach(`0, v0)
0
x
y
1
1
2
2
`2
`1
Reach∗(`0, v0)
0
x
y
1
1
2
2
`2
`1
Fig. 2. Differences between Reach(`0, v0) and Reach∗(`0, v0).
In the next sections, we solve the robust model-checking for co-Büchi, LTL,
and bounded-response-time properties.
3 Robust Model-Checking of co-Büchi Conditions
In this section, we are interested in co-Büchi conditions: given a set B of locations
in the timed automaton, a path pi satisfies co-Büchi(B) iff its trace contains
finitely many transitions entering a location in B. Following Section 2.2, this
immediately defines the notion of robust satisfaction for a co-Büchi condition in a
timed automaton. We also recall the notion of satisfying a co-Büchi condition for
the region automaton: it satisfies a co-Büchi condition B iff every path starting
in γ0 (the initial state) only runs in states of B finitely often.
Extended region automaton R∗. We build an extension of the region au-
tomaton that takes into account the possible “deviations” of the underlying
timed automaton. Let A be a timed automaton, and R(A) be its corresponding
region automaton. We define the extended region automaton R∗(A) as follows:
– states of R∗(A) are states of R(A), i.e. pairs (`, r) where ` is a location of
A and r is a region for automaton A
– transitions of R∗(A) are transitions of R(A) (we assume labels of transitions
are names of transitions in A), and transitions (`, r) γ−−→ (`, r′) when r∩r′ 6=
∅ and (`, r′) is in an SCC of R(A)
The γ-transitions which are added to the classical region automaton indicate
that an SCC can be reached and iterated, and then, as already written in Sub-
section 2.2, all configurations along the SCC can be reached.
Decidability of the robust model-checking for co-Büchi conditions. The
following result is the main result of this paper. The extension from simple reach-
ability to repeated reachability is not trivial since the method used in [9], based
on the distance between new reachable states, is not sufficient in our context.
Instead, we prove that the extended region automaton roughly recognizes all
paths of the system, even those which deviate from standard semantics.
Theorem 2. Let A be a timed automaton and B a set of locations of A. Then
A |≡ co-Büchi(B) ⇐⇒ R∗(A) |= co-Büchi(B)
Proof (Sketch). We first prove the left-to-right implication by contradiction. As-
sume that A |≡ co-Büchi(B), and that R∗(A) 6|= co-Büchi(B). We can thus pick
some ∆ > 0 s.t. every path of JAK∆ starting in (`0, v0) satisfies the co-Büchi
condition, and pick a path pi in R∗(A) not satisfying the co-Büchi condition. We
will build from pi a path in JAK∆ not satisfying the co-Büchi condition, and thus
obtain a contradiction. To this aim we state the following Lemma:
Lemma 3. Let pi be a path in R(A) labelled by T , starting in (`, r), and ending
in (`′, r′) such that there is a transition (`′, r′) γ−−→ (`′, r′′) in R∗(A) (due to a
cyclic path over some trace τ). Then, for every ∆ > 0,
1. for every valuation v′ ∈ r′, there exists a valuation v ∈ r and a path in JAK∆
from (`, v) to (`′, v′) over trace T ;
2. for every valuation v′ ∈ r′ ∩ r′′, for every valuation v′′ ∈ r′′, there exists a
path in JAK∆ over trace τk (for some k ≥ 0) from (`′, v′) to (`′, v′′).
Splitting the path pi into subpaths not containing γ-transitions, we can apply
the first point of the above lemma to each subpath. We thus obtain real paths
in JAK∆, which we can glue together using the second point.
Conversely, assume that A 6|≡ co-Büchi(B). This entails that, for any posi-
tive ∆, there is a path in JAK∆ entering infinitely many times a state in B. Since
B is finite, there exists a location f ∈ B that witnesses the Büchi condition for
paths pi∆ for arbitrarily small ∆. We will build a path of R∗(A) satisfying the
Büchi condition {f}, using the following lemma:
Lemma 4. Given a timed automaton A, there exists a positive value ∆ s.t. for
any (finite) path ρ in JAK∆, there exists a path in R∗(A) whose trace, when
removing γ-transitions, is the same as the trace of ρ.
The proof is done by induction on the length of ρ. Using this lemma, we can
fix such a value of ∆ and apply it to any prefix of the corresponding path pi,
which satisfies the Büchi condition {f}. We can take a prefix of pi containing
k + 1 times the discrete state f , which leads to a path of R∗(A) satisfying the
Büchi condition {f}. uunionsq
As a corollary, and using the PSPACE-hardness of the robust model-checking
of safety properties [9], we get:
Corollary 5. The robust model-checking for co-Büchi acceptance conditions is
PSPACE-complete.
Remark 1. We prove Theorem 2 for co-Büchi conditions, because we need those
conditions for verifying LTL properties (see Section 4). However, we could have
adapted our construction to Büchi conditions (this would require to unfold once
the SCCs in R∗(A)), or other standard acceptance conditions on infinite runs.
4 Robust Model-Checking of LTL
We now show how our results on robust model-checking of co-Büchi conditions
can be used to robustly model-check LTL properties on timed automata. We use
the classical construction of Büchi automata which recognize exactly the models
of LTL formulae, and then apply the results of the previous section.
Definition 6 (Logic LTL). The logic LTL over finite set of actions Σ is defined
by the following grammar: (a ranges over the set of actions Σ)
LTL 3 ϕ ::= a | ϕ ∨ ϕ | ¬ϕ | X ϕ | ϕU ϕ
Semantics of LTL. We define the semantics of LTL over traces of timed au-
tomata, which naturally induces a semantics over paths of timed automata:
a path pi will satisfy an LTL formula if and only if its trace trace(pi) satisfies
this formula. We thus assume we are given an infinite path pi and denote by
T = (δi)i∈N ∈ Σω its trace. Given a natural number j ∈ N, we denote by T j
the trace (δi)i≥j . The satisfaction relation for LTL over traces is denoted |= and
is defined inductively as follows (we omit the semantics of standard boolean
operators):
T |= a ⇐⇒ δ0 = a
T |= X ϕ ⇐⇒ T 1 |= ϕ
T |= ϕ1U ϕ2 ⇐⇒ ∃ i ≥ 0 s.t. T i |= ϕ2 and ∀ 0 ≤ j < i, T j |= ϕ1
In the following, we equivalently write pi |= ϕ for trace(pi) |= ϕ and use classical
shortcuts like F ϕ (which holds for >U ϕ where > denotes the “true” formula)
or G ϕ (which holds for ¬(F (¬ϕ)).
Remark 2. It is worth noticing that the semantics we consider is the so-called
pointwise semantics where formulae are interpreted only when an action occurs,
which is quite different from the interval-based semantics where formulae can be
interpreted at any time (see [17, 15] for a discussion on these semantics).
Robust model-checking of LTL. The robust satisfaction relation for LTL is
thus derived from the general definition given in Section 2.2:
A |≡ ϕ ⇐⇒ ∃∆ > 0 s.t. ∀pi path of JAK∆ starting in (`0, v0), pi |= ϕ.
We recall the following classical result on LTL:
Proposition 7 ([18]). Given an LTL formula ϕ, we can build a Büchi au-
tomaton Bϕ (with initial state qϕ and repeated states Qϕ) which accepts the set
{T ∈ Σω | T |= ϕ}.
We now state that the robust model-checking of LTL is decidable.
Theorem 8. Given a timed automaton A, and an LTL formula ϕ, we denote by
C = A × B¬ϕ the timed Büchi automaton obtained by a strong synchronization
over actions of automata A and B¬ϕ. We then have the following equivalence:
A |≡ ϕ ⇐⇒ C |≡ co-Büchi(L×Q¬ϕ).
It remains to notice that the timed Büchi automaton A × B¬ϕ satisfies all
Restrictions 1 (bounded clocks and only progress cycles) as soon as A does. Since
we have shown in Section 3 how to robustly model-check co-Büchi properties,
we get the following result:
Corollary 9. The robust model-checking of LTL over timed automata is decid-
able and PSPACE-complete.
Classically, the verification of LTL over finite structures is PSPACE-complete,
but the complexity is only NLOGSPACE in the size of the system we analyze. In
the case of timed automata, both standard and robust model-checking problems
for LTL are PSPACE-complete, but they are PSPACE in both the size of the
structure and the size of the formula.
5 Towards Robust Model-Checking of Timed Properties
The logic MTL [12, 3] extends the logic LTL with time restrictions on “until”
modalities. We present here a first positive step towards the robust model-
checking of MTL formulae. We consider the following bounded-response-time
property ϕ = G (a → F≤c b). where a and b denote actions (elements of Σ),
c belongs to Q+, and → denotes the classical “imply” operator. This formula
expresses that event a is always followed in less than c time units by a b. This
property thus constrains the reaction delays of the system. The robust satisfac-
tion of such a property (defined as in Subsection 2.2) ensures that the system,
even under small perturbations, will satisfy this quantitative property given by
the bounded delay c.
To formally define the satisfiability of ϕ over a path, we need timing infor-
mations about the path. We thus define the time length of a path between two
actions as follows. Let consider an infinite path pi:
(`0, v0)
d0−−→ (`0, v0 + d0) δ0−−→ (`1, v1) · · · (`k, vk) dk−−−→ (`k, vk + dk) δk−−→ · · ·
Given two indices i1 < i2, we define the time length of pi between actions δi1 and
δi2 , denoted by time(δi1 , δi2) by the value
∑i2
j=i1+1
dj . We then say that path pi
satisfies the formula ϕ, denoted by pi |= ϕ, whenever:
∀ i ≥ 0, if δi = a, then ∃ j > i s.t. δj = b and time(δi, δj) ≤ c.
In particular, if pi satisfies ϕ then pi also satisfies the LTL property G (a→ F b).
We now state the following result:
Theorem 10. The robust model-checking of bounded-response-time properties
is decidable in PSPACE over timed automata.
Proof (Sketch). Let ϕ = G (a → F≤c b). We assume A is a timed automaton
which satisfies the untimed property G (a → F b). The proof is based on the
following equivalence:
A 6|≡ ϕ ⇐⇒ there is a state α in Reach∗(`0, v0) s.t. there is a finite path in JAK
from α starting with an a, ending after the first b such that the
time elapsed between these two actions is greater than c.
The right hand-side of the above equivalence is decidable, one solution is to
use corner-points because paths with maximal time length always run through
corner-points [5]. Such an algorithm has a PSPACE complexity. uunionsq
Remark 3. The above proof is somehow ad-hoc, as it is very specific to the
formula which is considered. However it can for example be adapted to bounded-
invariance properties like G (a→ G ≤c¬b).
6 Conclusion
In this paper, we have extended the results of [9] in order to decide a suffi-
cient condition for the implementability of a timed automaton. To that aim, we
have defined a notion of robust satisfaction for linear-time properties and pro-
vided PSPACE algorithms for the robust model-checking of Büchi-like and LTL
properties (these algorithms are b.t.w. optimal). We have also made a first step
towards the robust model-checking of MTL formulae, through the verification of
bounded-response-time property.
It is worth noticing that our results may extend easily to another case of
perturbations: in [16], Puri considers drifts in the rates of clocks, instead of
enlarging guards. In fact, both extensions happen to have the same impact on
the set of reachable states [16, 9], and it seems quite natural to think that our
proofs may be adapted to the case of drifts on clocks. Furthermore, the case of
bounded-response-time properties is encouraging and we are trying to extend
it to more general timed properties. Another direction to be studied is that of
semantics: indeed we have pointed out that we consider in this paper a pointwise
semantics for LTL. It could be interesting to study whether our results extend
to the more involved interval-based semantics. Finally, it could also be a great
challenge to extend this approach to branching-time properties. This requires to
adapt the robust semantics, and also to bring new keys to make the link with
implementability. This may lead to robust model-checking of logics like CTL, or
even TCTL.
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